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Abstract
The vertical MOSFET structure is one of the solutions for reducing the channel length of transistors under 50 nm.
Surround gates can be easily realised in vertical MOSFETs which oﬀer increased channel width per unit silicon area. In
this paper, a low overlap capacitance, surround gate, vertical MOSFET technology is presented. A new process that
uses spacer or ﬁllet local oxidation is developed to reduce the overlap capacitance between the gate and the source/drain
electrodes. Electrical characteristics of surround gate n-MOSFETs are presented and compared with characteristics
from single gate and double gate devices on the same wafer. Transistors with channel length down to 100 nm have been
realised. They show good symmetry between the source on top and source on bottom conﬁguration and subthreshold
slope down to 100 mV. The short channel eﬀects of the surround gate MOSFETs are investigated.
  2003 Elsevier Ltd. All rights reserved.
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1. Introduction
Surround gate vertical MOS transistors built on the
sidewalls of vertical pillars [1–7] have been developed for
four main reasons:
• surround gate or double gate structures allow more
channel width per unit of silicon area; this leads to
an increase of the drive current per unit area;
• the better control of the substrate depletion region in
thin, fully depleted pillars reduces the short channel
eﬀects;
• the gate length is controlled by non-lithographic
methods; this allows the realisation of shorter chan-
nel lengths than using photolithography;
• the gate length is decoupled from the packing den-
sity; for RAM applications, long channel transistors
(with lower oﬀ currents) can be produced without
decreasing the number of devices per unit area.
One of the main problems inherent to the vertical
layout is the overlap capacitance associated with the
gate contact as shown in Fig. 1. In vertical MOSFETs
the contact is created via a polysilicon track that over-
laps onto the top of the pillar and onto the bottom
electrode. This results in large overlap capacitances be-
tween the gate track and the source–drain electrodes,
which are only separated by a thin gate oxide in the
traditional vertical layout (Fig. 1A).
Several solutions to this problem have been pro-
posed. In one approach the pillar was selectively grown
by epitaxial deposition in a well etched in a previously
deposited oxide/polysilicon/oxide stack. The channel
length was deﬁned by epitaxy. The gate oxide was grown
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www.elsevier.com/locate/sseeither before or after the epitaxial deposition [8,9]. An-
other solution is the vertical replacement gate transistor,
in which the source/drain electrodes are deﬁned by solid
state diﬀusion after epitaxial growth of the substrate.
The gate oxide was grown before [10] or after [11] the
epitaxial deposition of the channel.
The main disadvantage of the above epitaxial ap-
proaches is that they are not CMOS compatible. Ion
implanted vertical MOSFETs [12] use non-lithographic
methods to deﬁne the channel length and are CMOS
compatible. Unfortunately in these devices it is very
diﬃcult to reduce the gate/source–drain overlap capac-
itance because the gate must be deposited and patterned
after the source–drain implant. One way to overcome
this problem is the amorphisation of the silicon surface
by a high dose and low energy implant which increases
the oxidation rate on planar surfaces [13]. However this
process only gives a small increase in oxide thickness.
We have developed a fully CMOS compatible self-
aligned second oxidation process, called spacer of ﬁllet
local oxidation (FILOX) that allows to reduce gate
overlap capacitance in ion implanted vertical MOS
transistors (Fig. 1B) [14]. A similar process has been
applied in the past to the fabrication of planar transis-
tors [15]. In this case the objective was a reduction of the
source/drain junction capacitance in planar MOSFETs.
In this paper we shortly describe the FILOX process
and focus on the electrical characterisation of NMOS
vertical transistors with channel length down to 100 nm.
A comparison is made between transistors with a sur-
round gate, a double gate and a single gate fabricated on
the same wafer. Short channel eﬀects of the surround
gate vertical NMOS transistors are analysed.
2. Spacer or ﬁllet local oxidation
2.1. Process
Fig. 2 shows a schematic of the process steps in the
FILOX process [16]. After etching of the pillar or trench
of the vertical MOSFET, a thin stress relief oxide is
grown over the structure. A nitride layer is deposited
over the pillar by chemical vapor deposition (Fig. 2A).
First the nitride layer and then the stress relief oxide are
anisotropically etched to expose the silicon substrate on
the horizontal surfaces, while leaving nitride ﬁllets on the
sidewalls of the pillar (Fig. 2B). A subsequent local oxi-
dation will result in the growth of an oxide layer on all
exposed planar surfaces, except on the protected vertical
channel area (Fig. 2C). After the removal of the nitride
ﬁllets by wet etch, the grown oxide covers the active area,
while the vertical sidewalls of the pillar only contain the
thinner original stress relief oxide which doubles up as
sacriﬁcial oxide. After removal of the stress relief oxide
by wet etch and growth of a thin gate oxide the extra
oxide in the trench and on top of the pillar will reduce the
silicon substrate nitride
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Fig. 2. Principle of the fabrication of vertical MOSFETs
with the FILOX process: (A) stress relief oxide and nitride
deposition; (B) nitride and oxide anisotropic etch to leave
nitride spacers on the sidewalls of the pillar; (C) growth of thick
oxide on all planar surfaces; (D) wet etch of nitride ﬁllets
and pad oxide, gate oxidation, gate polysilicon deposition and
patterning.
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Fig. 1. Cross-section of a ion implanted vertical MOSFET. (A)
The overlap between the gate track and the electrode, due to
alignment tolerance, gives rise to parasitic capacitance in the
traditional structure. (B) The FILOX process allows to reduce
the overlap capacitance.
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gate oxide and the FILOX oxide.
A concept similar to the FILOX was developed
independently by Oh [17]. In that case were fabricated
test structures in which the LOCOS oxidation was ex-
tended up to the nitride spacer. The use of a second
thinner oxidation (FILOX) in our process enables the
fabrication of vertical NMOS transistors.
2.2. FILOX process characterisation
A separate study was performed in order to cha-
racterise the formation of the FILOX oxide and its
interaction with the nitride spacer with the consequent
formation of bird’s beaks on the sidewall and on the
bottom of the pillar. Test structures were fabricated by
reactive ion etching of Si pillars. A 5 nm stress relief
oxide was grown, followed by a 70 nm Si3N4 layer. The
spacer or FILOX was a 40 nm wet oxide grown at 1000
 C. Fig. 3 shows a TEM micrograph of a pillar capacitor
just after the ﬁllet oxidation. The original pillar height
before oxidation was derived from proﬁlometer mea-
surements and its height of 215 nm is shown as a dashed
line in the ﬁgure. It can be seen that the nitride ﬁllet is
slightly over etched by 25 nm with regard to the original
pillar height. The ﬁgure shows clearly the inﬂuence of
the FILOX oxidation on the oxide thickness. At the
bottom of the pillar the nitride ﬁllet protects the Si
channel very well against oxide encroachment and no
bird’s beak is visible. However, at the top of the pillar
signiﬁcant oxide encroachment has caused an increase of
the oxide thickness on the sidewall extending almost to
the bottom of the pillar.
2.3. Process simulations
To investigate the oxide encroachment, the
FILOX process was simulated using Silvaco’s package
‘‘ATHENA’’. The oxidation process took place at 1000
 C which is a high enough temperature to allow viscous
ﬂow of the oxide, and this ﬂag was switched on in the
simulations. Using the default parameters for the nitride
viscosity [18,19] (3.8·1016 gcm  1 s 1), the experimental
results shown in Fig. 3 could not be reproduced; it re-
sults in a similar encroachment of the oxide at the top of
the pillar as on the bottom. However, by reducing the
nitride viscosity slightly (1.64·1016 gcm  1 s 1), the
experimental results could be reproduced. These results
can be understood by realizing that the thickness of the
nitride spacer perpendicular to the oxide–nitride inter-
face is much larger at the bottom of the pillar than at the
top of the pillar. When the nitride viscosity is reduced to
allow oxidation at the interface, the oxidation will in the
ﬁrst instance only happen at the top of the pillar where it
is easier for the oxide to bend the nitride spacer [20]. The
experimental results correspond almost exactly with the
maximum achievable diﬀerence in encroachment be-
tween the top and bottom oxide. More details on the
simulations of the FILOX process and on the eﬀects
of mechanical stress on the nitride spacer can be found
in [14].
3. Transistor fabrication
3.1. Process
Single, double and surround gate vertical NMOS
transistors incorporating the FILOX process were fab-
ricated. Boron-doped (10–33 Xcm) (100) wafers served
as the starting material. A p-type body was formed with
boron implantation (5·1014 cm 2, 50 keV), followed by
dry etch of the Si pillars to a height of about 300 nm. A
20 nm stress relief oxide was thermally grown at 900  C
to relieve the stress between the ensuing nitride layer and
the silicon. Silicon nitride was deposited to a thickness of
130 nm at 740  C (Fig. 2A). The active area was deﬁned
by patterning the nitride layer using an anisotropic dry
etch. Then the ﬁeld oxide was created with a standard
LOCOS process, thermally growing a 600 nm thick
oxide layer at 1000  C.
At this stage the FILOX process took place. The
nitride layer and the stress relief oxide were dry etched;
this resulted in the formation of 130 nm wide nitride
spacers on the sidewalls of the pillar (Fig. 2B). Subse-
quently an oxide layer 60 nm thick was thermally grown
at 1000  C (Fig. 2C). The area protected by the nitride
spacers was not aﬀected by the oxide growth; thus a
thick oxide layer was formed on the whole active area
and on the top of the pillar. A substrate contact was
created with boron implantation (5·1015 cm 2, 47 keV).
Self-aligned source/drain electrodes were implanted
(arsenic, 6·1015 cm 2, 150 keV). This was followed by a
selective wet etch in orthophosphoric acid at 160  Ci n
Fig. 3. TEM cross-section of the FILOX process directly after
the oxidation (see text for details).
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HF was performed to remove the stress relief oxide; a
precise etch timing removes all stress relief oxide, leaving
an approximately 40 nm thick FILOX oxide. A 3 nm
gate oxide was thermally grown on the sidewall of the
pillar at 900  C. Then a 200 nm in-situ doped (arsenic,
5·1019 cm 3) polysilicon layer was deposited by
LPCVD and patterned by dry etch. In this way poly-
silicon spacers were created all around the pillar (Fig.
2(D)).
The polysilicon track connecting the polysilicon
spacers to the gate contact was protected from the etch
by a resist mask. Fig. 4 shows that mask alignment
tolerances and minimum feature dimension of the
lithography node prevent a reduction of the overlapping
surface of the gate track.
Another mask was used to selectively remove by
isotropic dry etch the remaining polysilicon spacers,
creating single, double and surround gate devices on the
same wafer (Fig. 5). A 600 nm thick oxide isolation layer
was then deposited and an RTA at 1100  C for 10 s was
performed for dopant activation. Finally contacts were
etched and metal deposited and patterned. A photo-
graph of the fabricated surround gate vertical transistor
is shown in Fig. 6.
3.2. Structural characterisation
The FILOX process provides a gate overlap capaci-
tance that is lower than in the standard process. The
reduction in overlap capacitance is achieved by the
approximately 40 nm thick FILOX oxide layer that is
grown on all planar surfaces instead of the 3 nm thick
gate oxide. The SEM cross-section in Fig. 7 shows the
active transistor area of the fabricated MOSFETs.
Several factors contribute to reduce the gate overlap
capacitance. First, the thick FILOX oxide reduces the
gate/source overlap capacitance between the gate track
and the active area at the bottom of the pillar. Second,
the nitride spacer used in the FILOX process was much
thinner than the gate spacer, which allows the FILOX
oxide to extend beneath the gate and reduce the gate/
source overlap capacitance. Third, the FILOX oxide on
top of the pillar reduces the gate/drain overlap capaci-
tance where the gate track overlaps onto the top of the
pillar. Fourth, both the nitride spacer and the polysili-
con gate spacer were over-etched, which reduces the
gate/drain overlap capacitance on the side of the pillar.
masks
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gate track / bottom
electrode overlap
gate track / top
electrode overlap
gate track /
contact mask
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Fig. 4. Mask layout showing the gate track/top and bottom
electrode overlap. The reduction of the overlapping surface is
limited by mask alignment tolerance and minimum feature
dimension.
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Fig. 5. Mask layout showing the utilization of the gate spacers
removal mask in order to obtain surround gate (A), single gate
(B) and double gate (C) vertical MOS transistors.
Fig. 6. Top view of a surround gate ion-implanted vertical
NMOS transistor showing the overlap of the gate track with
active area and pillar. The total channel width of the depicted
transistor is 24 lm.
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overlap capacitance on the pillar sidewall and the gate/
source overlap capacitance at the bottom of the pillar.
4. Electrical characteristics
4.1. Transistors electrical characterisation
The transistors were characterised by a HP4155A
semiconductor analyser. Figs. 8–10 show the transfer
characteristics of surround, double and single gate
transistors with estimated channel length of 125 nm
respectively. Fig. 11 shows the output characteristic of
the surround gate transistors. All results show mea-
surements in both conﬁgurations: source on top and
source on bottom of the pillar.
Very little asymmetry is observed, due to the low
series resistances of both electrodes. This is due to the
high percentage of activation of the dopants implanted
to form the source and drain contact and to the tran-
sistor layout that minimizes source and drain series
resistances.
Van der Pauw sheet resistance measurements [21]
have been performed on test structures implanted with
the same dose as the source/drain electrodes. An average
value of 49 X= has been measured, which constitutes
and acceptable value for MOSFET devices [22].
In the oﬀ-state operation mode the transistors show a
drain leakage current which is independent of the gate
voltage, but increases with increasing drain voltage. The
oﬀ-state leakage current is less than 10 14 A/lm for
VDS ¼ 0:025 V and increases to about 10 12 A/lm for
Fig. 7. Field emission SEM cross-section of a surround gate
ion-implanted vertical NMOS transistor fabricated with the
FILOX process. Both pillar top and bottom show a thick
FILOX oxide visible under the gate electrode.
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Fig. 8. Transfer characteristic of a surround gate vertical
NMOS transistor with channel width¼24 lm and approximate
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Fig. 9. Transfer characteristic of a double gate vertical NMOS
transistor with channel width¼9 lm and approximate channel
length¼125 nm; VS ¼ VB ¼ 0V .
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Fig. 10. Transfer characteristic of a single gate vertical NMOS
transistor with channel width¼4.5 lm and approximate
channel length¼125 nm; VS ¼ VB ¼ 0V .
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8). To ﬁnd the origin of this leakage, the currents from
all electrodes of the devices have been measured simul-
taneously. This shows that the leakage current origins
from the reverse biased drain-substrate diode.
The best electrical results in terms of subthreshold
slope and leakage current minimization are achieved
with the surround gate transistor (Table 1). This is be-
cause in this device the gate ﬁllets cover the whole side of
the pillar and the gate controls the substrate depletion
region throughout the pillar perimeter. On the contrary,
in the double and single gate transistors the areas where
the ﬁllets have been removed (Fig. 5) are not controlled
by the gate during the oﬀ-state operation of the tran-
sistors. This gives rise to enhanced source–drain leakage
currents and to subthreshold slope degradation in the
short-channel devices.
MOSFETs with various channel widths have been
fabricated. Measurements were performed in order to
evaluate the precision of the transfer of the channel
width drawn on the mask on the real devices fabricated.
With this objective the on-state drain current with con-
stant gate voltage overdrive (VGS   Vt ¼ 1V ,VDS ¼ 1V )
has been measured and plotted as a function of the
layout channel width for surround, single and double
gate MOSFETs (Fig. 12). In this way it is possible to
directly correlate measured electrical parameters with
the mask layout of the MOSFETs. Fig. 12 shows that
the on-state drain current varies approximately linearly
with the channel width, as expected, within transistors
with the same structure. If a comparison between single,
double and surround gate transistors is attempted, the
direct proportionality between the two parameters is
not perfect due to the process diﬀerences in the fabri-
cation of the devices. Nevertheless, the linear relation
between on-state drain current and channel width is
still approximately valid. Table 1 shows the values of
important electrical parameters measured on vertical
NMOS transistors with single, double and surround
gate and approximate channel length of 125 nm.
4.2. Short channel eﬀects of surround gate vertical NMOS
transistors
Due to non-uniformity of the dry etch during the
pillar deﬁnition, a distribution of pillar heights has been
Table 1
Measured parameters of typical transistors with estimated channel length¼125 nm (w¼channel width; S ¼subthreshold slope; Vt ¼
threshold voltage; ID;on ¼on-state drain current for VGS   Vt ¼ 1V ;ID;off ¼oﬀ-state drain current for VGS ¼ 0V )
w (lm) VDS (V) S (mV) Vt (V) ID;on (A/lm) ID;off (A/lm)
Surround gate 24 0.025 107 1.36 6.13·10 6 <10 14
Surround gate 24 1 109 1.20 7.68·10 5 2.49·10 12
Double gate 9 0.025 113 1.54 4.69·10 6 <10 14
Double gate 9 1 111 1.44 7.20·10 5 3.68·10 12
Single gate 4.5 0.025 114 1.59 6.55·10 6 <10 14
Single gate 4.5 1 117 1.44 8.22·10 5 1.57·10 11
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variation between 100 and 130 nm of the channel
length of the devices fabricated. A rough analysis of the
short channel eﬀects [22] of the devices has thus been
possible.
Fig. 13 shows the measured threshold voltage for the
surround gate layout as a function of the channel length.
The threshold voltage has been calculated using the
linear drain current extrapolation method both for low
(VDS ¼ 0:025 V) and high (VDS ¼ 1 V) drain voltages.
The results show a decrease in the value of the threshold
voltage with decreasing channel length. The diﬀerence
between the high-VDS and low-VDS behaviour increases
for the shortest channel lengths. This is expected, be-
cause for short channel lengths the gate loses control of
the substrate depletion region. This short channel eﬀect
increases with the drain–source voltage, because of drain
induced barrier lowering (DIBL).
A comparison of transfer characteristics of surround
gate NMOS transistors with diﬀerent channel length for
VDS ¼ 0:025 V is shown in Fig. 14. DIBL values com-
prised between 200 mV (100 nm channel length) and 50
mV (130 nm channel length) were measured for VDS ¼ 1
V and 0.025 V. This results show good control of short
channel eﬀects for devices down to 100 nm channel
length. This is achieved through a high boron body
doping concentration of about 1019 cm 3.
The drawback of this simple approach to reduce
short channel eﬀects by increasing the body doping are
fairly high subthreshold swing values, because of the
high body-eﬀect coeﬃcient [22] of the transistors. The
subthreshold swing varies between 100 and 120 mV/dec
(Table 1), values far from the ideal MOSFET sub-
threshold swing (60 mV/dec). The conservative gate
oxide thickness used in the experiments (3 nm) further
degrades this parameter by increasing the body-eﬀect
coeﬃcient of the devices.
In Fig. 15 the measured on-state drain current for the
surround gate vertical NMOS transistor has been plot-
ted as a function of the channel length. The values have
been measured both with a constant gate voltage
(VGS ¼ 3 V) and with a constant gate voltage overdrive
(VGS   Vt ¼ 1 V). All measurements show a strong
dependence of the on-state drain current on channel
length, both when the gate voltage is maintained con-
stant and when the gate voltage overdrive is kept con-
stant.
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FILOX process
As shown in the previous sections, the FILOX pro-
cess does not alter the transistor operation, indicating
that the gate oxide is not degraded by the FILOX oxi-
dation. Although direct probing of the intrinsic capaci-
tance of the transistors is impossible due to their small
size, calculations based on SEM micrographs, and pro-
cess and device simulations have been used to give an
estimate of the expected capacitance reduction. This
takes place both below the gate track and below the gate
spacers and is strongly dependent on the nitride spacer
thickness and on the lithography node.
A quantitative comparison was made of a planar
MOSFET, a standard vertical MOSFET and a vertical
MOSFET with FILOX. The comparison was done for a
state of the art 100 nm industrial planar MOSFET
technology with a 20 nm source/drain extensions junc-
tion depth, a 40 nm HDD junction depth, a 2 nm gate
oxide, a 60 nm channel length, a 100 nm minimum
feature size and a 50 nm alignment tolerance. For the
vertical MOSFETs, the source/drain junction depth was
scaled to 40 nm, the nitride spacer thickness to 40 nm,
the polysilicon gate thickness to 60 nm and the FILOX
was 40 nm thick. The components of overlap capaci-
tance were assumed to be in the same proportion as
those in Fig. 7. An STI ﬁeld oxide was used for consis-
tency with the 100 nm technology, as illustrated in Fig.
16. To normalize the results, all devices had channels 1
lm wide.
The results of the calculations are summarised in Fig.
17. As the vertical MOSFETs are not symmetrical, the
source on bottom conﬁguration was chosen to compare
the devices. Comparing the two vertical transistors, the
FILOX process reduces the drain overlap capacitance
by a factor of 2.6 from 5.2·10 16 to 2·10 16 F and the
source overlap capacitance by a factor of 3.3 from
1.5·10 15 to 4.5·10 16 F. Comparing the vertical FI-
LOX transistor with the lateral transistor, the FILOX
vertical MOSFET has a 1.7 times lower drain capaci-
tance and a 1.3 higher source capacitance than the lat-
eral MOSFET. Thus the FILOX process allows to
fabricate vertical MOSFETs with overlap capacitance
values much lower than the traditional vertical devices
and similar to the lateral technology. A further reduc-
tion in source capacitance could be obtained by reducing
the thickness of the nitride ﬁllet in the FILOX process.
5. Conclusions
For the ﬁrst time surround, single and double gate
vertical MOSFETs have been fabricated on a single
wafer using a new spacer or FILOX process. Channel
lengths down to 100 nm with a gate oxide 3 nm thick
have been realised. The process uses implanted sources
and drains and hence is CMOS-compatible.
Electrical results for single, double and surround gate
transistors have been presented. They show good sym-
metry between source on top and source on bottom of
the pillar conﬁguration, low leakage current and a sub-
threshold slope down to 100 mV/dec. The short channel
eﬀects of the surround gate vertical MOSFET have been
analysed and plots of measured threshold voltage and
on-state drain current as a function of the channel length
shown. Devices with various channel widths have been
fabricated and electrically characterised, showing that a
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industrial technology to compare gate overlap capacitance: (A)
planar MOSFET, (B) standard vertical MOSFET, (C) vertical
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all transistor structures fabricated.
A quantitative comparison has been made of the
overlap capacitance of the FILOX vertical MOSFET
and a conventional lateral MOSFET using a 100 nm
baseline technology. The drain overlap capacitance of
the vertical MOSFET is a factor of 1.7 times lower and
the source overlap capacitance a factor of just 1.3 times
higher than in the lateral MOSFET. These results
demonstrate the eﬀectiveness of the FILOX process in
reducing gate overlap capacitance in vertical MOSFETs.
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